This paper reflects the design and comparison of different Phase Frequency Detectors (PFD) used in Phase Locked Loop (PLL) using different logic gates. A PFD plays a major role in PLL, it detects both phase and frequency of a signal. In this paper a PFD is implemented using three different gates like AND, NOR and NAND gates. An AND based PFD produces accurate results and eliminate-s the missing edge and phase ambiguity problems, where NAND based PFD generates moderate output and its can be implemented using less number of transistors so the power dissipation will be less when compared with the AND based PFD but the RMS noise is high. Finally by using the NOR based PFD generates accurate results with less power dissipation and reduced RMS noise and it eliminates the missing edge and phase ambiguity problems. In this paper three PFDs are compared in terms of quality of the output, power dissipation and the RMS noise. These PFDs are implemented in Type-II PLL with design of charge pump, low pass filter and voltage controlled oscillator. The parameters calculations and the observation of waveforms are done using the Mentor Graphics Tool.
Introduction
A phase-locked loop (PLL) is a control system that generates an output signal whose phase is related to the phase of an input signal. It consists of a phase detector, low pass filter and a VCO as shown in figure 1 [14] . It selects the intended channel with minimum distortion. The phase detector is a circuit that normally has an output voltage with an average value proportional to the phase difference between the input signal and the output of the VCO. It is used as an "error amplifier" in the feedback loop thereby minimizing the phase difference. An Exclusive-OR (XOR) logic gate can be used as a phase detector. The low-pass filter is used to extract the average value from the output of the phase detector [1] [2]. This average value is then amplified and used to drive the VCO. The negative feedback of the loop results in the output of the VCO being synchronized with the input signal. Depending on the type of the phase-locked loop, the output of the oscillator mayor may not have a phase difference compared with the phase of the input signal. It is used in CMOS transceivers for tuning of signals [3] [4]. The figure 1 represents the phase detector which generates pulses at regular intervals of time due to which a finite phase error exists. To nullify this error, we must change the frequency of the VCO or allow the VCO to accumulate phase faster (or more slowly) than the reference so that the phase error vanishes or change the frequency back to its initial value. Basically for practical circuits, negative feedback loop is used. The PD produces repetitive pulses at its output, modulating the VCO frequency and generating large sidebands, so we interpose a Low Pass Filter in between phase detector and voltage controlled oscillator to suppress these pulses. The combination of phase detector and low pass filter is replaced by a frequency detector that generates a dc value in proportion to the input frequency difference. The FLL may also suffer from a finite error if its loop gain is finite or if the frequency detector exhibits offsets. Hence type-I PLL suffers drawbacks like less stable loop, limited acquisition range and finite static phase error and its variation with input frequency. As an alternative, we use type-II PLL practically which is shown in figure 2. It consists of a PFD, Charge pump, Low Pass Filter and Voltage Controlled Oscillator. Assuming first for the sake of discussion that the Feedback clock runs at a high frequency than the reference, the in order to match the "reference signals" frequency the Feedback clock must slow down, or the VCO must slow down as shown in figure 3. This can be made to happen if we can generate a driving voltage such that the VCO frequency scales down or slows down in order to match the reference. This difference in frequency or phase can be detected by only Phase Frequency Detector in the PLL system as only this block talks with both the signals. Therefore, this block should generate a signal to slow down the VCO frequency. The "DOWN" pulse is nothing but this signal which will order the VCO to step down its frequency or in other words to slow down. Similarly, an "UP" signal is generated to tell the VCO to catch with the reference in case its frequency has slowed down as compared to the reference clock. Having said so, we can now take a look at the general block diagram of the Phase Frequency Detector (PFD) [9] [10] [11] and then delve further deep to discuss the circuit diagram and to know how the previously explained statements are implemented.
PLL Designs
The PLL designs are carried as discussed below. The charge pump is designed as shown in figure 4. It consists of two NMOS transistors that turn on when the QA and QB are active high. The active input for QA gives the output and the active input for QB gives the logic 0 as output constantly. The Low Pass Filter is designed as shown in figure 5 . It consists of three PMOS and one NMOS transistors that work for LPF. The PMOS transistors act as a diode connected loads and the output is taken at drain of M3.
The Voltage Controlled Oscillator is designed as shown in figure 6 . It consists of five C 2 MOS inverters and one CMOS inverter forming a Ring Oscillator. The Phase of the inverters is such that fixed frequency oscillations are obtained. The PFDs are designed using different logic gates i.e., by using AND gate, NAND gate and NOR Gate [5] . The internal structure is designed as cross coupled NOR Gates as shown in figure 7.
. figure 12 . The transistor level diagram of NOR PFD is shown in figure 13 . The optimized CMOS implementation of NOR PFD requires 20 MOSFETs among which 10 are PMOS and 10 are NMOS Transistors. The Type-II PLL is constructed using these circuits with various combinations of PFDs as shown in figure 14 . In this design, the NAND PFD is replaced by AND PFD and NOR PFD. dB, 318.37 dB. So, by using the NAND PFD the power dissipation will be reduced but the RMS noise will be more so the output wave will have the noise components. Table 1 gives the comparison between three PFDs and their parameters like power dissipation, RMS noise, output results and the supply voltages. NOR PFD gives better results in terms of parameters, an AND PFD gives exact outputs and a NAND based PFD produces noisy results. So based on the type of application one can choose either AND PFD or NOR PFD. The NOR PFD offers less power dissipation of around 6% to that of AND PFD and 3% to that of NAND PFD. The RMS Noise was also reduced by 30% and 45% to that of AND PFD and NAND PFD respectively for VUP and 42% and 49% to that of AND PFD and NAND PFD respectively for VDN.
RESULTS AND COMPARISON
Hence from table I, we conclude that among three PFDs the NOR PFD is better and if the exact results are needed then the priority will be given to And PFD. 
Conclusion
The PLL is the device used for tuning to the required frequency range of the receiver. It consists of three circuits, i.e., phase detector, low pass filter and a VCO. The Type-I PLL suffers from less stable loop, limited acquisition range and finite static phase error and its variation with input frequency. Hence Type-II PLL is considered for practical designs which has Phase Frequency detector, Charge Pump, Low Pass Filter and Voltage Controlled Oscillator. Among these PFD plays a important role, in extracting the phase of the receiving signal in line with the reference signal. A PFD is a circuit that senses two periodic inputs and produces an output whose average value is proportional to the difference between the phases of the inputs. Basically it is implemented by using XOR gate, but this gate consumes more area and power. This paper deals with design of PFD using three different logic gates like AND, NAND and NOR gates. The PFDs are operated at 150MHz frequency and with the supply voltage of 3.3V. To analyze the RMS noise the Vdiv is taken as a sine wave with 3.3V as amplitude with 150MHz frequency and the Vref is nothing but a pulse signal with 3.3V amplitude and with a dc supply voltage of 3.3V. From results, it was observed that for accurate results, one can choose AND based PFD but it consumes more power. The NOR based PFD shows improved performance in terms of power dissipation and RMS noise. Even though the NOR PFD requires 22 transistors, it gives better in RMS noise suppression and reduction in power dissipation. The NOR based PFD also eliminates the missing edge and the phase ambiguity problems. The simulation results and the parameters are calculated using the Mentor Graphics tool at 90nm CMOS Technology. The NOR PFD offers less power dissipation of around 6% to that of AND PFD and 3% to that of NAND PFD. The RMS Noise was also reduced by 30% and 45% to that of AND PFD and NAND PFD respectively for VUP and 42% and 49% to that of AND PFD and NAND PFD respectively for VDN. If the accuracy and area occupied can be slightly ambiguous, then NOR PFD proves to be a best choice. The NAND PFD based PLL has optimum delay and less power dissipation i.e., 50.2% less than that of NOR PFD based PLL which is 25.3% less than that of AND PFD based PLL Hence for low power PLL designs, we choose the design of Type-II PLL . 
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